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Abstract—An 8-bit fully digital synthesizer is proposed in 
this paper. Utilizing a phase to sinusoidal code interface is the 
outstanding difference of this structure versus its other 
counterparts. In order to achieve higher operation speed an 8 
bit pipeline accumulator is used in proposed structure. The 
phase to sinusoidal interface along with linear DAC makes the 
Direct Digital Synthesizer (DDS) needless of conventionally 
used ROM look up table memory. Meanwhile the ASIC sine 
weighted DAC which requires specifically handled dynamic 
element matching (DEM) procedure and sophisticated layout 
techniques to enhance the resolution in accordance with the 
DDS specifications is eliminated. The intrinsic thermometric 
nature of the utilized phase to sinusoidal converter makes the 
system needless of binary to thermometer block required for 
segmented DACs. While simplifying the DDS overall 
configuration, the proposed structure makes it also possible to 
use the sinusoidal digital codes to be compared with sampled 
form of original signal and hence can eliminate analog 
comparison in the front end stage. To evaluate the 
performance of the proposed circuit, it is initially simulated at 
system-level by Matlab and then it is implemented at logical 
gate level using Xilinx ISE environment and finally is 
practically realized by Xilinx SPARTAN 3 FPGA and its 
performance is evaluated experimentally. 
 
Index Terms— Phase Accumulator (PA); Digital To Analog 
Converter (DAC); Direct Digital Synthesizer (DDS); ROM-less 
DDS; Phase To Sinusoidal Interface. 
 
I. INTRODUCTION 
 
Recently, Direct Digital Synthesizers (DDS) achieved an 
increasing popularity and more attention due to their 
intrinsic digital nature which introduces a distinguished 
effect on enhancing the circuit features like supply voltage 
reduction, power consumption reduction, increasing 
operational frequency, and reduced chip area in comparison 
with its analog counterpart, i.e., PLL Synthesizers, thanks to 
the astonishing recent advances in digital technology. DDS 
blocks have more frequency resolution compared to PPLs. 
DDS blocks have also some other advantages such as higher 
switching frequency response, wider frequency tuning 
range, and the capability to establish multi-functional 
modulations with higher flexibility [1]. Therefore, DDS can 
be an appropriate alternative for PLL blocks in various 
communication systems, radars, and measurement devices. 
Meanwhile, due to the ROM memory required in DDS 
structures design and implementation, the output frequency 
of DDS blocks are generally lower than their competitors 
like PLL and direct analog (DA). Meanwhile complex DDS 
blocks with frequencies ranging from 8 to 32 GHz have 
emerged thanks to recent developments in semiconductor 
technologies such as SiGe, BICMOS, InP, HBT [2-4]. These 
technologies, however, are expensive and noneconomic and 
hence are not preferred except for some special cases. 
The architecture proposed at [2] is accomplished with a 
memory-based structure, while, the DDS presented at [3] is 
a ROM-Less structure utilizing a triangle to sine converter 
which is implemented by the expensive technology of 
bipolar SiGe. The DDS proposed at [4] is also implemented 
by Inp DHBT special technology utilizing a sine weighted 
DAC. 
Unfortunately, the Sine weighted DAC is a custom ASIC 
current steering DAC, which requires sophisticated 
Dynamic Element Matching (DEM) and complex Layout 
techniques to maintain DDS block’s increasing resolution 
demands.  
Designing a phase to sine interface that can be utilized 
along with traditionally available highly optimized Current 
Steering DACs, makes the proposed DDS block needless to 
ROM memory, which is a common block for conventional 
structures. Requiring no special ASIC DAC and eliminating 
large ROM memory makes the circuit become more 
efficient and versatile. An 8 bits pipelined configuration was 
also used for implementing accumulator which significantly 
enhances the speed of the circuit.  
The article is arranged as below: Section II studies ROM-
Less DDS blocks along with DDS blocks based on ROM. 
Two topologies pros and cons are covered in this section. 
Proposed DDS structures and their blocks are discussed in 
section III. Section IV explains the results obtained for 
proposed structure and finally, section V concludes the 
paper.  
 
II. ROM-LESS VERSUS CONVENTIONAL ROM-BASED DDS 
AND THEIR PRINCIPLE OF OPERATION 
 
Conventional DDS blocks normally include a phase 
accumulator, a ROM lookup table (LUT) and a linear DAC. 
The phase accumulator computes the appropriate phase 
angle for the output sine wave by accumulating the input 
frequency control word (FCW) on each clock cycle. The 
phase accumulator’s bits are connected to memory address 
bus and are here called “binary address code”. If the size of 
the accumulator is supposed to be N bits as is shown at Fig. 
1, the maximum phase value will be 2π(2N-1)/2N and ROM 
Memory locations are 2N. For conventional DDS blocks 
fetching table is a ROM memory, and DDS precision is 
directly related to data bits called here “binary data” stored 
in each memory location. Utilizing the ROM block makes 
these structures suffer from larger circuits, which makes 
higher power consumption and larger occupied chip area as 
their main drawbacks. The incorporated linear DAC is 
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always a segmented one, which has thus binary and unary 
parts. As a result a binary to thermometer converter is 
needed to handle the unary part of the DAC [5]. This binary 
to thermometer interface converts the binary data fetched 
from memory look up table to its equivalent thermometer 
code which is later applied to the DAC unary section 
producing appropriate analog signal at DAC output. 
In order to save power consumption and reduce the 
complexity of the sinusoidal LUT, the N-bit output of the 
accumulator, i.e. binary address code, may be truncated to P 
bits before addressing the ROM diminishing the ROM 
number of locations. In this case the number of points on the 
sine wave is reduced and the resulted sine wave contains 
larger spurs and harmonics. 
The ROM LUT performs a phase-to-amplitude conversion 
(PAC) of the output sinusoidal wave. Once the amplitude 
information, i.e. binary data is obtained, it may be further 
truncated to D bits that correspond to the number of input 
bits of the linear DAC. The linear DACs are increasingly 
used and are significantly optimized and thus they are less 
sensitive to the element mismatches thanks to deliberately 
accomplished dynamic element matching and sophisticated 
layout techniques developed during years for these types of 
DACs [5]. 
In other words, for so-called linear DACs no ASIC design 
is required. The digital amplitude codes are then fed into 
aforementioned linear DAC that generates an analog replica 
of the synthesized waveform. A low-pass filter (LPF) 
usually follows the DAC to remove the unwanted frequency 
components. The input clock frequency and FCW determine 
the frequency step size of the DDS as, 
2
CLK
N
f
F   (1) 
and the output frequency of the DDS is given by 
2
CLK
out N
f
f FCW   (2) 
Where CLKf  is the DDS clock frequency, FCW is the 
input frequency control word, and N is the size of the phase 
accumulator. According to the Nyquist theorem, at least two 
samples per clock cycle are required to reconstruct a 
sinusoidal wave without aliasing. Thus, the largest value of 
the FCW is 2N-1 and hence the maximum output frequency 
of the DDS is limited to less than 2CLKf . However, in a 
practical implementation of the deglitch LPF, the output 
frequency of the DDS is usually constrained to be less than
3CLKf . The ROM size of the conventional DDS increases 
exponentially with increasing number of phase bits used to 
address the LUT. Increasing the ROM size, results generally 
in higher power consumption and larger area in ROM-based 
DDS designs. Numerous attempts have been made to 
compress or eliminate the ROM LUT utilized during phase-
to-amplitude conversion. Langlois has been published a 
comprehensive review of the phase-to-amplitude conversion 
techniques, including angular decomposition, angular 
rotation, sine amplitude LUT compression, polynomial 
approximation and phase-to-sine amplitude conversion 
(PSAC)-DAC combinations [6]. All of the phase-to-
amplitude conversion methods with the exception of PSAC-
DAC involve either a large ROM or a complex architecture, 
which operate at relatively low speeds.  
The block diagram of the ROM-based DDS, with N-bit 
phase and (P-1)-bit amplitude resolution is shown at Fig. 1. 
The major parts of the ROM-based DDS are an N-bit 
pipeline phase accumulator and a current-steering linear 
DAC. Since the output frequency cannot exceed the Nyquist 
rate, the most-significant-bit (MSB) of the accumulator is 
tied to zero. The N-bit FCW (including MSB=0) is fed into 
the accumulator which controls the output frequency of the 
synthesized waveform. Two MSB bits of the accumulator 
are used to determine the quadrant of the sine wave. The 
remaining bits are used to control the ROM and generate the 
amplitude for a quarter phase (0~ 2 ) sine wave. In order 
to achieve fine step size, a large phase accumulator is 
desired. However, the phase accumulator output is normally 
truncated to save die area and power. 
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Figure 1: ROM-Based DDS block diagram. 
 
To overcome the speed and power performance limits of 
the ROM-based high resolution DDS, a ROM-less DDS 
with sine-weighted DAC (identified as PSAC-DAC by 
Langlois) has been developed [6]. The conceptual block 
diagram of this ROM-less DDS employing a sine-weighted 
DAC is shown at Fig. 2. The ROM-less DDS replaces the 
ROM and linear DAC with a sine-weighted DAC. It 
eliminates the sine LUT, which is the speed and area 
bottleneck for high-speed DDS implementations [7-8]. On 
the other hand, it is a design challenge to achieve high 
resolution in the sine-weighted DACs due to nonlinear 
segmentation process required. This type of DDS adopts a 
ROM-less architecture, which combines both the sine/cosine 
mapping and digital-to-analog conversion together in a sine-
weighted DAC [9]. 
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Figure 2: ROM-Less DDS block diagram. 
 
III. PROPOSED DSS STRUCTURE 
 
A. 8-Bits Pipeline Accumulator 
Conventional phase accumulator is shown at Fig. 3 which 
suffers from extra delay which strictly reduces the 
maximum obtainable frequency of DDS.  
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Figure 3: Simple Phase Accumulator block diagram. 
 
To achieve the maximum operating speed with a fixed 
FCW, an 8-bit pipeline accumulator is used in proposed 
structure. In spite of relatively large hardware associated 
with pipeline accumulators, they can achieve higher speeds. 
This is due to the fact that in spite of a relatively long 
transient time at the beginning of DDS operation, the 
remaining data are achieved just in one clock period. The 
overall delay of the pipeline accumulator is equal with 
propagation delays sum of a full adder (FA) and a D flip-
flop (DFF). Figure 4 shows the architecture of the N-bit 
pipeline phase accumulator, which consists of N pipelined 
levels. Each level has a total of N DFF delay stages which 
are distributed before and after of Full Adders according to 
their location at the system, i.e. the bit each Full Adder is 
associated with. One more DFF is used for each level to 
synchronize the data signal and eliminate any unexpected 
timing mismatch. Note that an accumulator requires at least 
one delay stage even if no pipelined stages are utilized. 
 
B. Implementation of the Phase to Sine code Converter 
As mentioned earlier, the incorporated linear DAC is 
always a segmented one containing binary and unary parts 
which requires a binary to thermometer converter to handle 
the unary part of the DAC [5]. This is to eliminate or 
diminish non-uniform output signals initiated by process 
mismatch especially for mid-code transition, i.e. code 
change from (7)10=(0111)2 to (8)10=(1000)2, in which all bits 
change their state. Using binary to thermometer code the 
number of ones increase uniformly and thus 
(7)10=(01111111)th changes to (8)10=(11111111)th. For 
thermometer code all bits have identical weights of 1 rather 
than 1, 2, 4, 8, 16 for binary codes. Hence for code transition 
from 7 to 8 which for binary scheme requires change of all 
binary bits with binary weighted values, i.e. 1, 2, and 4  
OFF and 8  ON, for thermometric structures just one extra 
block is made ON, which is very efficient. 
In conventional structures the binary address is used to 
fetch out the binary data from a specified memory location. 
This binary data is a binary coded sine value which was 
calculated previously and stored at ROM. This binary coded 
sine data is further processed by a binary to thermometer to 
manage the segmented DAC. 
In the proposed structure due to elimination of ROM no 
data is available and the only information is the phase 
accumulator bits which were previously utilized as address 
bits. Hence the idea is to convert phase accumulator binary 
bits directly into its binary weighted sinusoidal equivalent 
and fed these bits to a linear DAC. The produced code has 
an intrinsic thermometric nature and thus interestingly 
prohibits the conventionally required binary to thermometer 
converter. 
In order to design the phase to sine interface with intrinsic 
thermometric nature, the thermometer coefficients are 
initially calculated applying 6 LSB bits of the phase 
accumulator, namely x0, x1, x2, x3, x4, and x5, to the relations 
given by equation (3). This produces the first-quarter of the 
sine signal which can be further extended to full period 
signal taking 2 MSB bits of the phase accumulator into 
account. Also note that x̄i is complement of the xi. 
   
   
1
2
3
[cos 1 cos ]
2
[cos cos ]
2 3
[cos cos ]
...
[cos 1 cos ]n
I I n
n
I I
n n
I I
n n
I I n
n


 
 


 
    
 
   
     
   
   
     
   
 
    
 
 (3) 
Where Ii, 1≤i≤n are the sine weighted currents which must 
be delivered at DAC output and n is the number of current 
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Figure 4: N bit Pipeline Phase Accumulator block diagram. 
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steering DAC current branches. The M-file provided at 
Table 1 can be used to calculate the abovementioned 
coefficients. The values calculated for Y is as below: 
 20 41 41 41 41 40 40 40 40 40 40
 39 39 39 38 38 38 37 37 36 36 35
 35 34 34 33 33 32 31 31 30 30 29
 28 27 27 26 25 24 23 23 22 21 20
 19 18 17 17 16 15 14 13 12 11 10
 9 8 7 6 5 4 3 2 1. It is 
interestingly found that the higher values like 41, 40, 39 … 
are repeated frequently, implying the thermometric nature of 
the calculations. 
Considering that the largest number obtained by equation 
(3) for n=64 is 1661, the number of bits for sine weighted 
digital codes is achieved to be 11. Converting the decimal 
values into the binary digital codes (Listed at table 2), the 
Boolean Functions can then be calculated for all bits of 
digital sine signal, establishing eleven six-variable Karnaugh 
Map.  
Executing m file provided at Table 1, the result of these 
calculations for n=64 which determine decimal signal steps 
to reconstruct the sine wave are saved at workspace under 
variable 'z' and are shown at Table 2. 
As mentioned before, these 6 bits are related to the least 
significant bits of the phase accumulator which are used to 
calculate 11 bits related to the first-quarter of sine signal. 
Applying two bits of MSB and MSB-1, it is possible to 
make a full period sine signal. This system uses a Quarter 
Sine Wave Technique to reproduce the desired Sine signal, 
hence producing a sine signal in the range of 0 to π/2 is 
adequate to build the full signal. The relations associated 
with the binary coded Sine signal functions are given by 
equation (4). 
O0 = (x̄5x̄4x̄3x̄2x0) + (x̄5x3x2x1) + (x̄5x3x2x0) + (x5x̄4x̄3x1x̄0) + 
(x5x̄4x2x̄1x0) + (x5x̄4x3x̄1) + (x4x1x0) + (x̄5x̄2x1x0) + (x̄4x3x2x0) 
+ (x5x4x̄1x̄0) + (x̄5x4x̄3x̄0) + (x̄5x4x̄2x̄0) 
O1 = (x̄4x̄3x̄2x1) + (x̄4x̄2x1x0) + (x̄5x̄4x3x2x̄0) + (x̄5x4x̄2x̄1x̄0) + 
(x̄5x4x̄3x2x1x̄0) + (x̄5x4x3x2x0) + (x5x̄4x3x̄2x̄0) + (x5x3x2x̄1x0) + 
(x5x̄2x1) + (x5x4x2x̄1) 
O2 = (x̄5x̄4x̄3x̄2) + (x̄5x̄4x3x2x̄1) + (x4x̄3x̄1x0) + (x̄5x4x̄3x2x1x̄0) + 
(x̄5x4x̄2x0) + (x5x3x2x1) + (x̄4x̄2x1x0) + (x̄3x̄2x̄1x̄0) + (x4x3x̄2x1x̄0) 
+ (x4x3x2x̄1x̄0) + (x̄5x4x3x1x0) + (x̄3x̄2x1x0) + (x5x̄4x3x̄2x̄1) 
O3 = (x̄5x̄4x̄3x̄2x0) + (x̄5x̄4x̄3x2x̄0) + (x̄5x4x̄2x̄0) + (x4x̄3x1x0) + 
(x5x̄4x̄2x1x̄0) + (x5x̄4x̄3x2x0) + (x̄4x3x̄2x̄0) + (x̄4x3x̄2x1) + 
(x5x4x̄3x2x̄1x̄0) + (x4x3x̄1x0) + (x̄5x̄4x3x2x0) + (x̄5x̄2x1x0) + 
(x̄5x4x3x̄0) + (x4x3x1x̄0) + (x5x4x3x2x1) 
O4 = (x̄4x̄3x2x1x0) + (x̄5x̄4x̄1x̄0) + (x̄5x4x̄3x̄2x1) + (x5x̄4x̄2x1x̄0) 
+ (x4x̄3x̄2x̄1x0) + (x5x4x3x1x0) + (x̄5x̄4x̄3x̄2x̄1) + (x̄4x3x2x̄1x0) + 
(x5x̄4x̄3x̄2x1) + (x5x̄3x2x̄1x̄0) + (x5x2x1x0) + (x5x3x2x0) + 
(x5x4x2x̄0) 
O5 = (x̄5x̄4x̄2x1x̄0) + (x̄5x2x̄1x̄0) + (x̄5x4x2x̄0) + (x4x3x̄0) + 
(x5x̄4x̄2x̄1x̄0) + (x5x̄2x1x0) + (x̄4x̄3x2x̄1x0) + (x5x3x2x1) + 
(x5x4x̄2x1) + (x4x2x̄1x̄0) + (x5x4x3) + (x̄5x̄3x̄2x̄1x0) + 
(x̄5x̄4x2x1x0) + (x̄5x4x̄3x̄2x0) 
O6 = (x̄5x̄3x2x̄1x0) + (x̄4x3x̄1x̄0) + (x̄5x̄4x3x1x0) + (x̄5x4x̄3x̄2x1) 
+ (x4x3x̄1x0) + (x5x̄4x̄3x̄2x0) + (x5x3x2) + (x5x4x3) + 
(x̄4x̄3x̄2x1x̄0) + (x3x2x1x̄0) + (x̄5x4x1x̄0) + (x5x4x2x0) + (x5x2x1) 
O7 = (x̄5x̄4x̄3x2x̄1) + (x̄5x4x2x1x0) + (x5x̄4x̄3x̄2) + (x̄4x3x2x̄1x̄0) 
+ (x̄4x3x̄2x0) + (x̄4x3x̄2x1) + (x̄5x4x̄2x̄1) + (x̄5x4x̄2x̄0) + 
(x5x̄4x3x2) + (x̄5x̄3x̄2x1x0) 
O8 = (x̄4x3x̄2) + (x̄4x3x̄1x̄0) + (x̄5x4x̄3x2) + (x̄5x3x̄2x̄1) + 
(x̄5x3x̄2x̄0) + (x5x̄4x2) + (x̄5x̄3x2x1) 
O9 = (x̄5x̄4x3x2x0) + (x̄5x̄4x3x2x1) + (x4x̄3) + (x4x̄2x̄1) + 
(x4x̄2x̄0) + (x5x4) 
O10 = (x4x3x1x0) + (x4x3x2) + (x5) 
 (4) 
Where Oi, 0≤i≤10 are the binary coded Sine signal 
functions which rebuilt sine function desired amplitude for 
each set of xi parameters. 
The main problem of the relations given by equation (4) is 
that they require a lot of gates for implementation. In order 
to overcome this problem and by doing some 
simplifications, the simplified relations are acquired as 
given by (5). 
Table 1 
Matlab code to calculate digital coefficients of the phase to sine signal 
convertor 
n=input('n='); 
A=2*n; 
A(1)=(pi/(2*A)); 
TETA(1)=A(1); 
for k=2:1:n 
    TETA(k)=(2*A(1))+TETA(k-1); 
end 
b(1)=sin(TETA(1)); 
for B=2:1:n 
    b(B)=sin(TETA(B))-sin(TETA(B-1)); 
end 
for y=1:1:n 
    a(y)=(b(y)/b(n)); 
    Y(y)=round(a(y)); 
end     
    z(1)=Y(1); 
    step(1)=1; 
    for i=1:1:n-1  
        z(i+1)=Y(i+1)+z(i); 
        step(i+1)=i+1; 
    end 
     plot(step,z); 
 
O0 = (k1k25) + x̄5 (k2+k3+k7) + (k4k26) + (k5k31) + (x̄1k6) + 
(k27) + (x̄4k3) + (k32k36) + x̄0 (k11+k16) 
O1 = x̄4 (k7+k8) + (k9k38) + (k10k30) + (k11k12) + (k3k30) + 
(k6k39) + (k5k40) + (x5 k41) + (x̄1 k29) 
O2 = (x̄2 k1) + (k9k37) + x0 (x̄1 k35+ k16+ x̄5k15) + (k11k12) + 
(x5k2) + (x̄4k7) + x̄3 (k7+k10) + (k13k42) + (k14k42) + (k6k43) 
O3 = k1 (k25+k38) + x̄0 (k15+k16+k17) + x̄3 (k27+ k14k32) + 
(k13k31) + (x0x2k4) + (x1k17) + (k19) + (k3k24) + x̄5 (k7+k20) + 
(k2k32) 
O4 = (k18k34) + (k24k36) + (k8k30) + (k13k31) + (x4k21) + (k1k43) 
+ (k5k33) + (k4k41) + x5 (k3+x̄3k14+ x0k15 + k18) + (x̄0k29) 
O5 = k24 (k13+ k18) + x̄5 (k14+k21) + (k30k38) + (k20) + (k10k31) 
+ x5 (k2+k7) + (k5k34) + (k32k41) + (x4k14) + (k22) + (k11k25) 
O6 = (k5k45) + (k28) + x0 (x1k9+ k29) + k30 (k8+ k26) + (k19) + 
(k4k25) + (x2k40) + (k22) + x̄0 (x̄4k8+ k2) + (x5k44) 
O7 = (k1k37) + (k18k30) + (x̄2k4) + (k14k33) + k17 (x0+x1) + k16 
(x̄0+x̄1) + (x2k6) + (k7k45) 
O8 = (k17) + (k28) + (x2k11) + k23 (x̄0+x̄1) + (x2k31) + (k44k45) 
O9 = (k3k24) + (k2k24) + (k35) + (x4k43) + (x4k39) + (k32) 
O10 = (x0k15) + (x2k42) + (x5) (5) 
where k1 to k45 are the commonly used expressions given 
as following: 
k1=x̄5x̄4x̄3 k10=x̄2x̄1x̄0 k19=x4x3x̄1x0 k28=x̄4x3x̄1x̄0 k37=x2x̄1 
k2=x3x2x1 k11=x̄5x4x̄3 k20=x4x3x̄0 k29=x5x4x2 k38=x2x̄0 
k3=x3x2x0 k12=x2x1x̄0 k21=x̄3x̄2x̄1x0 k30=x̄5x4 k39=x̄2x̄0 
k4=x5x̄4x̄3 k13=x̄2x1x̄0 k22=x5x4x3 k31=x5x̄4 k40=x5x3 
k5=x2x̄1x0 k14=x2x̄1x̄0 k23=x̄5x3x̄2 k32=x5x4 k41=x̄2x1 
k6=x5x̄4x3 k15=x4x3x1 k24=x̄5x̄4 k33=x̄4x3 k42=x4x3 
k7=x̄2x1x0 k16=x̄5x4x̄2 k25=x̄2x0 k34=x̄4x̄3 k43=x̄2x̄1 
k8=x̄3x̄2x1 k17=x̄4x3x̄2 k26=x1x̄0 k35=x4x̄3 k44=x2x1 
k9=x̄5x̄4x3 k18=x2x1x0 k27=x4x1x0 k36=x̄1x̄0 k45=x̄5x̄3 
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Table2 
The results of calculations for the digital code of Sine signal 
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O10 O9 O8 O7 O6 O5 O4 O3 O2 O1 O0 
x5x4x3x2x1x0 
0 00000  20 00000010100 0 0 0 0 0 0 1 0 1 0 0 
1 000001 61=20+ 41 00000111101 0 0 0 0 0 1 1 1 1 0 1 
2 000010 102=61+ 41 00001100110 0 0 0 0 1 1 0 0 1 1 0 
3 000011 143=102+ 41 00010001111 0 0 0 1 0 0 0 1 1 1 1 
4 000100 184=143+ 41 00010111000 0 0 0 1 0 1 1 1 0 0 0 
5 000101 224=184+ 40 00011100000 0 0 0 1 1 1 0 0 0 0 0 
6 000110 264=224+ 40 00100001000 0 0 1 0 0 0 0 1 0 0 0 
7 000111 304=264+ 40 00100110000 0 0 1 0 0 1 1 0 0 0 0 
8 001000 344=304+ 40 00101011000 0 0 1 0 1 0 1 1 0 0 0 
9 001001 384=344+ 40 00110000000 0 0 1 1 0 0 0 0 0 0 0 
10 001010 424=384+ 40 00110101000 0 0 1 1 0 1 0 1 0 0 0 
11 001011 463=424 +39 00111001111 0 0 1 1 1 0 0 1 1 1 1 
12 001100 502=463 +39 00111110110 0 0 1 1 1 1 1 0 1 1 0 
13 001101 541=502 +39 01000011101 0 1 0 0 0 0 1 1 1 0 1 
14 001110 579=541+ 38 01001000011 0 1 0 0 1 0 0 0 0 1 1 
15 001111 617=579+ 38 01001101001 0 1 0 0 1 1 0 1 0 0 1 
16 010000 655=617+ 38 01010001111 0 1 0 1 0 0 0 1 1 1 1 
17 010001 692=655+ 37 01010110100 0 1 0 1 0 1 1 0 1 0 0 
18 010010 729=692+ 37 01011011001 0 1 0 1 1 0 1 1 0 0 1 
19 010011 765=729+ 36 01011111101 0 1 0 1 1 1 1 1 1 0 1 
20 010100 801=765+ 36 01100100001 0 1 1 0 0 1 0 0 0 0 1 
21 010101 836=801+ 35 01101000100 0 1 1 0 1 0 0 0 1 0 0 
22 010110 871=836+ 35 01101100111 0 1 1 0 1 1 0 0 1 1 1 
23 010111 905=871+ 34 01110001001 0 1 1 1 0 0 0 1 0 0 1 
24 011000 939=905+ 34 01110101011 0 1 1 1 0 1 0 1 0 1 1 
25 011001 972=939+ 33 01111001100 0 1 1 1 1 0 0 1 1 0 0 
26 011010 1005=972+33 01111101101 0 1 1 1 1 1 0 1 1 0 1 
27 011011 1037=1005+32 10000001101 1 0 0 0 0 0 0 1 1 0 1 
28 011100 1068=1037+31 10000101100 1 0 0 0 0 1 0 1 1 0 0 
29 011101 1099=1068+31 10001001011 1 0 0 0 1 0 0 1 0 1 1 
30 011110 1129=1099+30 10001101001 1 0 0 0 1 1 0 1 0 0 1 
31 011111 1159=1129+30 10010000111 1 0 0 1 0 0 0 0 1 1 1 
32 100000 1188=1159+29 10010100100 1 0 0 1 0 1 0 0 1 0 0 
34 100001 1216=1188+28 10011000000 1 0 0 1 1 0 0 0 0 0 0 
35 100010 1243=1216+27 10011011011 1 0 0 1 1 0 1 1 0 1 1 
36 100011 1270=1243+27 10011110110 1 0 0 1 1 1 1 0 1 1 0 
37 100100 1296=1270+26 10100010000 1 0 1 0 0 0 1 0 0 0 0 
38 100101 1321=1296+25 10100101001 1 0 1 0 0 1 0 1 0 0 1 
39 100110 1345=1321+24 10101000001 1 0 1 0 1 0 0 0 0 0 1 
40 100111 1368=1345+23 10101011000 1 0 1 0 1 0 1 1 0 0 0 
41 101000 1391=1368+23 10101101111 1 0 1 0 1 1 0 1 1 1 1 
42 101001 1413=1391+22 10110000101 1 0 1 1 0 0 0 0 1 0 1 
43 101010 1434=1413+21 10110011010 1 0 1 1 0 0 1 1 0 1 0 
44 101011 1454=1434+20 10110101110 1 0 1 1 0 1 0 1 1 1 0 
45 101100 1473=1454+19 10111000001 1 0 1 1 1 0 0 0 0 0 1 
46 101101 1491=1473+18 10111010011 1 0 1 1 1 0 1 0 0 1 1 
47 101110 1508=1491+17 10111100100 1 0 1 1 1 1 0 0 1 0 0 
48 101111 1525=1508+17 10111110101 1 0 1 1 1 1 1 0 1 0 1 
49 110000 1541=1525+16 11000000101 1 1 0 0 0 0 0 0 1 0 1 
50 110001 1556=1541+15 11000010100 1 1 0 0 0 0 1 0 1 0 0 
51 110010 1570=1556+14 11000100010 1 1 0 0 0 1 0 0 0 1 0 
52 110011 1583=1570+13 11000101111 1 1 0 0 0 1 0 1 1 1 1 
53 110100 1595=1583+12 11000111011 1 1 0 0 0 1 1 1 0 1 1 
54 110101 1606=1595+11 11001000110 1 1 0 0 1 0 0 0 1 1 0 
55 110110 1616=1606+10 11001010000 1 1 0 0 1 0 1 0 0 0 0 
56 110111 1625=1616+ 9 11001011001 1 1 0 0 1 0 1 1 0 0 1 
57 111000 1633=1625+ 8 11001100001 1 1 0 0 1 1 0 0 0 0 1 
58 111001 1640=1633+ 7 11001101000 1 1 0 0 1 1 0 1 0 0 0 
59 111010 1646=1640+ 6 11001101110 1 1 0 0 1 1 0 1 1 1 0 
60 111011 1651=1646+ 5 11001110011 1 1 0 0 1 1 1 0 0 1 1 
61 111100 1655=1651+ 4 11001110111 1 1 0 0 1 1 1 0 1 1 1 
62 111101 1658=1655+ 3 11001111010 1 1 0 0 1 1 1 1 0 1 0 
63 111110 1660=1658+ 2 11001111100 1 1 0 0 1 1 1 1 1 0 0 
64 111111 1661=1660+ 1 11001111101 1 1 0 0 1 1 1 1 1 0 1 
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Figure 5 shows the block diagram of the proposed 
structure. 
 
IV. SIMULATION AND PRACTICAL RESULTS 
 
Applying FCW=1 to the input of the circuit simulated in 
Matlab, four continuous periods of the output waveform are 
shown at Fig. 6. The role of MSB in producing positive and 
negative half-period signal is also shown and the final wave 
acquired from the combination of these two half-waves 
shows the appropriate functionality of the simulated circuit.  
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Figure 5: Proposed DDS Structure with Phase to Sine Converter. 
 
 
Figure 6: The simulation result for FCW=1. 
Meanwhile, considering the frequency controlling word 
equal to one (FCW=1), which corresponds to the binary 
code of 00000001, to the input port of the implemented 
FPGA board, the output waveform measured by 
oscilloscope is shown at Fig. 7. Figure 8 and 9 show the 
block diagram and hardware implementation of the 
suggested circuit.  
 
 
Figure 7: The measurement result for FCW=1. 
 
 
Figure 8: Block diagram of proposed DDS. 
As shown at Figure 8, all of the hardware 
implementations of the DDS system are accomplished 
within the FPGA and only a Digital to Analog Converter 
which has analog nature and cannot be implemented inside 
the FPGA is utilized as a discrete element. 
 
 
Figure 9: Hardware implementation of proposed DDS. 
The measurement results are included at Table 3. 
 
Table 3 
Measurement results 
Clock Frequncy 5 Ghz 
DAC Ampilitude Resolution 8 bits 
SFDR(@ Nyquist Frequency) 23.24 dB 
Power supply 4.6 Volts 
Power consumption 2.4 w 
V. CONCLUSION 
 
The structure of an 8-bit fully digital synthesizer is 
proposed which is utilizing a thermometer to sinusoidal 
interface. In the proposed structure an 8 bit pipeline 
accumulator is used for implementing the accumulator. The 
thermometer to sinusoidal interface along with linear DAC 
makes the Direct Digital Synthesizer (DDS) needless of 
conventionally used ROM. 
Meanwhile the ASIC sine weighted DAC which requires 
specifically handled dynamic element matching (DEM) 
procedure and sophisticated layout techniques to enhance its 
resolution in accordance with the DDS specifications is 
eliminated. Besides simplifying the DDS overall 
configuration, the proposed structure makes it also possible 
to use the sinusoidal digital codes to be compared with 
sampled form of original signal and hence can eliminate 
analog comparison in the front end stage. To evaluate the 
performance of the proposed circuit the system is first 
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simulated in Matlab and then it is implemented in logical 
gate level at Xilinx ISE environment and finally is 
practically implemented by Xilinx SPARTAN 3 FPGA and 
its performance is evaluated experimentally. 
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